This paper proposes a low voltage CMOS Nano power current reference circuit and presents its performance with circuit simulation in 180-nm UMC CMOS technology. The proposed circuit consists of start-up, Bias-voltage, currentsource sub-circuits with most of the MOSFETs operating in sub-threshold region. Simulation results shows that the circuit generates a stable reference current of 4-nA in supply voltage range 1 V-1.8 V with line sensitivity of .The temperature coefficient of the current was at 1.8 V in the range of . The power dissipation was 380 NW at 1.8 V Supply. The proposed circuit would be suitable for use in sub-threshold -operated power-aware large-scale integration.
INTRODUCTION
Nano ampere current references have been reported in several papers [3] - [6] . However, their power dissipation is still large, and their outputs current have a large dependence on temperature, the circuit is not enough to use as a reference current under an environment where the temperature changes because the output current that they proposed increases proportionally as the temperature increases. The purpose of this work is to offer a design method for a constant current reference circuit that works at the sub-threshold region over a large temperature range. The current reference circuit that we designed will solve these problems and can be used for ultralow-power LSIs. The power dissipation is few Nano watts and no resistors are used. It can provide a reference current that is insensitive to temperature and supply voltage. This paper is organized as follows: circuit configuration and operation principles are in section. 2, important parameters in section.3, simulation results are presented in section.4, and we conclude the paper in Section 5, Note that all the simulation.
Were performed using Spectre EDA Tool in Cadence UMC CMOS process. 
OPERATING PRINCIPLE

Characteristics of sub-threshold current
Sub-threshold operation achieves ultralow-power operation because the sub-threshold current is of the order of Nanoamperes. When a drain -source voltage of a MOSFET is higher than roughly 0.1 V, sub-threshold current I Is expressed as (1) Where K is the aspect ratio of the transistor is a process dependent parameter, µ is the carrier mobility, is the gate-oxide capacitance, is the oxide permittivity, is the oxide thickness, is the sub-threshold slope factor, is the a gatesource voltage, is the threshold voltage, is the Boltzmann constant , T is the absolute temperature, q is the elementary charge, and is the threshold voltage of the MOSFET. We will use (1) to analyze the characteristics of a sub-threshold MOSFET. Note that, in this work, we assumed that is a constant parameter (in the process used, ~1.14 and 1.40 for n MOSFETs and p MOSFETs, respectively). However, is not constant in actual devices and depends on the gate-oxide and depletion -layer capacitances.
Constant current sub circuit
The circuit consists of a current source circuit. All the MOSFETs operate in the sub-threshold region except for the MOS resistor ( ) that operates in the strong-inversion and deep triode regions. This circuit has two advantages compared with the basic β multiplier [1] : the first is that it needs No resistor of high resistance that occupies a large area on an LSI chip, and the second is that it can achieve a zero temperature coefficient of Current for an appropriate bias voltage for the MOS resistor.
PTAT Voltage Generator
The PTAT voltage generator consists of a differential pair with a current mirror. When the MOSFETs operate in the subthreshold region, gate to gate voltage in this circuit can be expressed from (1) as (2) Where and correspond to aspect ratios in the differential pair, and and corresponds to aspect ratios in the pMOS-current mirror. Therefore, PTAT voltage can be generated by making . 
Startup circuit
A start-up circuit is required to avoid the stable state in the zero bias condition.
IMPORTANT PARAMETERS 3.1 Temperature coefficient
Temperature coefficient (TC) is a measure of the output current change with respect to change in the operating temperature. The TC of the output current given by (4)
Line sensitivity
Line sensitivity is a measure of the circuit ability to maintain the specified output current with varying supply voltage.
Load regulation
Load regulation is a measure of the circuit Ability to maintain the specified output Current under the load varying condition.
Power supply rejection ratio
It is the ability of the circuit to reject the noise present in supply voltage at different frequencies. PSRR should be high for better circuit performance.
SIMULATION RESULTS
The simulation of the circuit was done in cadence EDA tool in 180 nm CMOS process by using Spectre for schematic analysis and virtuoso for layout analysis at room temperature. For circuit simulation we use the ADE window for different type analysis of the circuit, like DC, AC, Trans, parametric, corner, Monte-Carlo etc. For that circuit I was performed DC analysis for calculation of reference output current. Fig.1 represents generated reference current as a variation of operating voltage at absolute temperature. The designed circuit will work accurately when the operating voltage is greater than 1 V. The line sensitivity is in an operating voltage range of 1 to 1.8V .This circuit has the capability to produce a Nano ampere output current it mostly independent on the operating voltage and temperature. Fig.2 shows generated constant output current against the variation of operating temperature for a 1.8V operating voltage for temperature range . The TC at supply voltage 1.8 V was
. Fig. 3 shows the generated constant output current against the variation of operating voltage in range 1 to 1.8 V for different value of temperature in range . Fig.4 shows the DC power of the circuit at supply voltage 1.8V for different value of operating temperature. 
CONCLUSION
This work implements a Nano-ampere reference current generator circuit. Which can operate at a wide range of supply voltage, and the performance was simulated in 180 -nm CMOS process. The designed circuit generates a constant reference current of 4 nA .The line regulation is 0.203%/V in operating voltage range of 1 to 1.8 V. The TC was 7592ppm/⁰C. The power consumption of the circuit about 380nW at 1.8 V supply. In future, we are working towards further reduction of the temperature coefficient, power dissipation and improvement of line regulation by using current trimming techniques and other new MOS structure. 
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